the Full Adder

-          Two half adders joined by an OR gate.

-          Has 3 (1-bit) inputs, A, B and C_in,

-          And outputs 2 (1-bit binary numbers): Sum(S) and Carry(C_out)

-          Found in many cascade circuit implementations.

The full adder can be decomposed into the following logical relationships:

Ku Man Yi